occheung/artiq
1
0
Fork 0
forked from M-Labs/artiq
Code Pull Requests Activity

wrpll: cleanup

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2020-01-18 09:43:43 +08:00
parent 344f8bd12a
commit 6c3e71a83a
1 changed files with 1 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
artiq/gateware/drtio/wrpll/ddmtd.py
View File

@ -150,9 +150,4 @@ class Collector(Module):
NextValue(self.output, tag_collector),
NextState("IDLE")
)
self.sync += [
self.output_update.eq(0),
If(self.tag_helper_update,
self.output_update.eq(1)
)
]
self.sync += self.output_update.eq(self.tag_helper_update)