occheung/artiq
1
0
Fork 0
forked from M-Labs/artiq
Code Pull Requests Activity

examples/compiler_test: use MPO and add dds_sysclk

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2014-08-13 18:17:08 +08:00
parent eb4054d976
commit 677117abfb
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
examples/compiler_test.py
View File

@ -33,9 +33,9 @@ if __name__ == "__main__":
coredev = core.Core(corecom_dummy.CoreCom())
exp = CompilerTest(
core=coredev,
a=dds_core.DDS(coredev, 0, 0),
b=dds_core.DDS(coredev, 1, 1),
A=dds_core.DDS(coredev, 2, 2),
B=dds_core.DDS(coredev, 3, 3)
a=dds_core.DDS(core=coredev, dds_sysclk=1*GHz, reg_channel=0, rtio_channel=0),
b=dds_core.DDS(core=coredev, dds_sysclk=1*GHz, reg_channel=1, rtio_channel=1),
A=dds_core.DDS(core=coredev, dds_sysclk=1*GHz, reg_channel=2, rtio_channel=2),
B=dds_core.DDS(core=coredev, dds_sysclk=1*GHz, reg_channel=3, rtio_channel=3)
)
exp.run(3, 100*us)