occheung
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

dsp.fir: use pipelin-reset

This commit is contained in:
Robert Jördens 2017-06-28 19:09:21 +02:00
parent 6a49c114c8
commit 6418205906
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/gateware/dsp/fir.py
View File

@ -83,7 +83,7 @@ class ParallelFIR(Module):
###
# Delay line: increasing delay
x = [Signal((w.A, True)) for _ in range(n + p - 1)]
x = [Signal((w.A, True), reset_less=True) for _ in range(n + p - 1)]
x_shift = w.A - width
# reduce by pre-adder gain
x_shift -= bits_for(max(cs.count(c) for c in cs if c) - 1)
@ -98,7 +98,7 @@ class ParallelFIR(Module):
self.sync += xi.eq(xj)
for delay in range(p):
o = Signal((w.P, True))
o = Signal((w.P, True), reset_less=True)
self.comb += self.o[delay].eq(o >> c_shift + x_shift)
# Make products
for i, c in enumerate(cs):