occheung/artiq
1
0
Fork 0
forked from M-Labs/artiq
Code Pull Requests Activity

style

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2017-09-20 11:26:12 +08:00
parent 171a2d19a0
commit 63e39dec94
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
artiq/gateware/test/rtio/test_sed_top.py
View File

@ -28,6 +28,7 @@ class DUT(Module):
self.sed.minimum_coarse_timestamp.eq(self.sed.coarse_timestamp + 16) self.sed.minimum_coarse_timestamp.eq(self.sed.coarse_timestamp + 16)
] ]
def simulate(input_events): def simulate(input_events):
dut = DUT() dut = DUT()