occheung
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

gateware/rtio/analyzer: fix bus write

This commit is contained in:
Sebastien Bourdeauducq 2015-12-18 15:44:20 +08:00
parent f431add20e
commit 59a3ea4f15
1 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
artiq/gateware/rtio/analyzer.py
View File

@ -187,11 +187,8 @@ class DMAWriter(Module, AutoCSR):
) )
fsm.act("WRITE", fsm.act("WRITE",
self.busy.status.eq(1), self.busy.status.eq(1),
membus.cyc.eq(1), membus.cyc.eq(1),
membus.stb.eq(1), membus.stb.eq(1),
membus.we.eq(1),
membus.sel.eq(2**len(membus.sel)-1),
If(membus.ack, If(membus.ack,
If(membus.adr == self.last_address.storage, If(membus.adr == self.last_address.storage,
@ -204,6 +201,11 @@ class DMAWriter(Module, AutoCSR):
NextState("IDLE") NextState("IDLE")
) )
) )
self.comb += [
membus.we.eq(1),
membus.sel.eq(2**len(membus.sel)-1),
membus.dat_w.eq(self.sink.data)
]
class Analyzer(Module, AutoCSR): class Analyzer(Module, AutoCSR):