occheung
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

sawg: fix clr width

This commit is contained in:
Robert Jördens 2017-05-22 17:46:55 +02:00
parent 253ee950f6
commit 4901cb9a8a
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/gateware/dsp/sawg.py
View File

@ -84,7 +84,7 @@ class SplineParallelDDS(SplineParallelDUC):
class Config(Module):
def __init__(self, width):
self.clr = Signal(4, reset=0b1111)
self.clr = Signal(3, reset=0b111)
self.iq_en = Signal(2, reset=0b01)
self.limits = [[Signal((width, True), reset=-(1 << width - 1)),
Signal((width, True), reset=(1 << width - 1) - 1)]