occheung
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

gateware/nist_clock: increase DDS bus drive strength. Closes #468

This commit is contained in:
Sebastien Bourdeauducq 2016-06-07 11:08:05 -04:00
parent a80103576d
commit 47e3106c4e
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/gateware/nist_clock.py
View File

@ -36,7 +36,7 @@ fmc_adapter_io = [
Subsignal("wr_n", Pins("LPC:LA24_P")), Subsignal("wr_n", Pins("LPC:LA24_P")),
Subsignal("rd_n", Pins("LPC:LA25_N")), Subsignal("rd_n", Pins("LPC:LA25_N")),
Subsignal("rst", Pins("LPC:LA25_P")), Subsignal("rst", Pins("LPC:LA25_P")),
IOStandard("LVTTL")), IOStandard("LVTTL"), Misc("DRIVE=24")),
("i2c_fmc", 0, ("i2c_fmc", 0,
Subsignal("scl", Pins("LPC:IIC_SCL")), Subsignal("scl", Pins("LPC:IIC_SCL")),