occheung
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

soc/target: use minicon by default

This commit is contained in:
Sebastien Bourdeauducq 2014-11-28 10:21:43 +08:00
parent 41ecf09873
commit 44ec3eae3d
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
soc/targets/artiq.py
View File

@ -45,8 +45,11 @@ class ARTIQMiniSoC(BaseSoC):
} }
csr_map.update(BaseSoC.csr_map) csr_map.update(BaseSoC.csr_map)
def __init__(self, platform, cpu_type="or1k", with_test_gen=False, **kwargs): def __init__(self, platform, cpu_type="or1k", ramcon_type="minicon",
BaseSoC.__init__(self, platform, cpu_type=cpu_type, **kwargs) with_test_gen=False, **kwargs):
BaseSoC.__init__(self, platform,
cpu_type=cpu_type, ramcon_type=ramcon_type,
**kwargs)
platform.add_extension(_tester_io) platform.add_extension(_tester_io)
self.submodules.leds = gpio.GPIOOut(Cat( self.submodules.leds = gpio.GPIOOut(Cat(