occheung/artiq
1
0
Fork 0
forked from M-Labs/artiq
Code Pull Requests Activity

runtime/mailbox: remove flush of L2 cache (L2 cache is now shared between CPUs)

Browse Source
This commit is contained in:
Florent Kermarrec 2015-06-18 12:16:57 +02:00
parent 38a0f63bd2
commit 449964cce8
1 changed files with 0 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
soc/runtime/mailbox.c
View File

@ -29,22 +29,8 @@ static void _flush_cpu_dcache(void)
mtspr(SPR_DCBIR, i);
}
/* TODO: do not use L2 cache in AMP systems */
static void _flush_l2_cache(void)
{
unsigned int i;
register unsigned int addr;
register unsigned int dummy;
for(i=0;i<2*8192/4;i++) {
addr = 0x40000000 + i*4;
__asm__ volatile("l.lwz %0, 0(%1)\n":"=r"(dummy):"r"(addr));
}
}
void mailbox_send(void *ptr)
{
_flush_l2_cache();
last_transmission = (unsigned int)ptr;
KERNELCPU_MAILBOX = last_transmission;
}
@ -72,7 +58,6 @@ void *mailbox_receive(void)
return NULL;
else {
if(r) {
_flush_l2_cache();
_flush_cpu_dcache();
}
return (void *)r;