occheung
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

test/rtio: relax constraints

This commit is contained in:
Sebastien Bourdeauducq 2016-06-29 11:38:36 +08:00
parent e51928ee97
commit 43681b37ec
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/test/coredevice/test_rtio.py
View File

@ -76,7 +76,7 @@ class ClockGeneratorLoopback(EnvExperiment):
self.core.reset()
self.loop_clock_in.input()
self.loop_clock_out.stop()
delay(1*us)
delay(10*us)
with parallel:
self.loop_clock_in.gate_rising(10*us)
with sequential:
@ -301,7 +301,7 @@ class CoredeviceTest(ExperimentCase):
rate = self.dataset_mgr.get("pulse_rate")
print(rate)
self.assertGreater(rate, 1*us)
self.assertLess(rate, 6*us)
self.assertLess(rate, 6.2*us)
def test_loopback_count(self):
npulses = 2