occheung/artiq
1
0
Fork 0
forked from M-Labs/artiq
Code Pull Requests Activity

Fix typos.

Browse Source 
Reduce ififo depth to 4 for Zotino.
This commit is contained in:
Thomas Harty 2018-03-19 09:42:18 +00:00
parent c4fa44bc62
commit 37d431039d
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/gateware/targets/kasli.py
View File

@ -357,7 +357,7 @@ class Opticlock(_StandaloneBase):
self.submodules += phy self.submodules += phy
rtio_channels.append(rtio.Channel.from_phy(phy)) rtio_channels.append(rtio.Channel.from_phy(phy))
# EEM3 + EEM5: Urukul # EEM5 + EEM4: Urukul
phy = spi2.SPIMaster(self.platform.request("eem5_spi_p"), phy = spi2.SPIMaster(self.platform.request("eem5_spi_p"),
self.platform.request("eem5_spi_n")) self.platform.request("eem5_spi_n"))
self.submodules += phy self.submodules += phy
@ -397,7 +397,7 @@ class Opticlock(_StandaloneBase):
phy = spi2.SPIMaster(self.platform.request("eem7_spi_p"), phy = spi2.SPIMaster(self.platform.request("eem7_spi_p"),
self.platform.request("eem7_spi_n")) self.platform.request("eem7_spi_n"))
self.submodules += phy self.submodules += phy
rtio_channels.append(rtio.Channel.from_phy(phy, ififo_depth=16)) rtio_channels.append(rtio.Channel.from_phy(phy, ififo_depth=4))
for signal in "ldac_n clr_n".split(): for signal in "ldac_n clr_n".split():
pads = platform.request("eem7_{}".format(signal)) pads = platform.request("eem7_{}".format(signal))