forked from M-Labs/artiq
fastino: style
This commit is contained in:
parent
c45a872cba
commit
248230a89e
@ -4,7 +4,7 @@ streaming DAC.
|
||||
TODO: Example, describe update/hold
|
||||
"""
|
||||
|
||||
from artiq.language.core import kernel, portable
|
||||
from artiq.language.core import kernel, portable, delay
|
||||
from artiq.coredevice.rtio import rtio_output, rtio_input_data
|
||||
from artiq.language.units import us
|
||||
|
||||
@ -112,7 +112,7 @@ class Fastino:
|
||||
error counting.
|
||||
"""
|
||||
self.write(0x22, (reset << 0) | (afe_power_down << 1) |
|
||||
(dac_clr << 2) | (clr_err << 3))
|
||||
(dac_clr << 2) | (clr_err << 3))
|
||||
|
||||
@kernel
|
||||
def set_leds(self, leds):
|
||||
|
@ -105,7 +105,7 @@ def peripheral_mirny(module, peripheral):
|
||||
eem.Mirny.add_std(module, peripheral["ports"][0],
|
||||
ttl_serdes_7series.Output_8X)
|
||||
|
||||
|
||||
|
||||
def peripheral_fastino(module, peripheral):
|
||||
if len(peripheral["ports"]) != 1:
|
||||
raise ValueError("wrong number of ports")
|
||||
|
Loading…
Reference in New Issue
Block a user