occheung
/
artiq
forked from M-Labs/artiq
1
0
Fork 0
Code Pull Requests Activity

update configuration of IBUFDS_GTE2 

Input clock is terminated internally with 50 Ohm on each leg and to 4/5 MGTAVCC.
This commit is contained in:
Denis Ovchinnikov 2023-05-30 11:13:13 +08:00 committed by Sébastien Bourdeauducq
parent a4895b591a
commit 22e2514ce6
3 changed files with 18 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
artiq/gateware/drtio/transceiver/gtx_7series.py
View File

@ -288,9 +288,9 @@ class GTX(Module, TransceiverInterface):
i_I=clock_pads.p, i_I=clock_pads.p,
i_IB=clock_pads.n, i_IB=clock_pads.n,
o_O=refclk, o_O=refclk,
p_CLKCM_CFG="0b1", p_CLKCM_CFG="TRUE",
p_CLKRCV_TRST="0b1", p_CLKRCV_TRST="TRUE",
p_CLKSWING_CFG="0b11" p_CLKSWING_CFG=3
) )
channel_interfaces = [] channel_interfaces = []

15
artiq/gateware/targets/kasli.py
View File

@ -87,7 +87,10 @@ class StandaloneBase(MiniSoC, AMPSoC):
Instance("IBUFDS_GTE2", Instance("IBUFDS_GTE2",
i_CEB=0, i_CEB=0,
i_I=cdr_clk_out.p, i_IB=cdr_clk_out.n, i_I=cdr_clk_out.p, i_IB=cdr_clk_out.n,
o_O=cdr_clk), o_O=cdr_clk,
p_CLKCM_CFG="TRUE",
p_CLKRCV_TRST="TRUE",
p_CLKSWING_CFG=3),
Instance("BUFG", i_I=cdr_clk, o_O=cdr_clk_buf) Instance("BUFG", i_I=cdr_clk, o_O=cdr_clk_buf)
] ]
@ -378,7 +381,10 @@ class MasterBase(MiniSoC, AMPSoC):
self.specials += Instance("IBUFDS_GTE2", self.specials += Instance("IBUFDS_GTE2",
i_CEB=0, i_CEB=0,
i_I=cdr_clk_out.p, i_IB=cdr_clk_out.n, i_I=cdr_clk_out.p, i_IB=cdr_clk_out.n,
o_O=cdr_clk) o_O=cdr_clk,
p_CLKCM_CFG="TRUE",
p_CLKRCV_TRST="TRUE",
p_CLKSWING_CFG=3)
# Note precisely the rules Xilinx made up: # Note precisely the rules Xilinx made up:
# refclksel=0b001 GTREFCLK0 selected # refclksel=0b001 GTREFCLK0 selected
# refclksel=0b010 GTREFCLK1 selected # refclksel=0b010 GTREFCLK1 selected
@ -440,7 +446,10 @@ class SatelliteBase(BaseSoC):
self.specials += Instance("IBUFDS_GTE2", self.specials += Instance("IBUFDS_GTE2",
i_CEB=0, i_CEB=0,
i_I=cdr_clk_out.p, i_IB=cdr_clk_out.n, i_I=cdr_clk_out.p, i_IB=cdr_clk_out.n,
o_O=cdr_clk) o_O=cdr_clk,
p_CLKCM_CFG="TRUE",
p_CLKRCV_TRST="TRUE",
p_CLKSWING_CFG=3)
qpll_drtio_settings = QPLLSettings( qpll_drtio_settings = QPLLSettings(
refclksel=0b001, refclksel=0b001,
fbdiv=4, fbdiv=4,

6
artiq/gateware/targets/kc705.py
View File

@ -119,9 +119,9 @@ class _StandaloneBase(MiniSoC, AMPSoC):
i_CEB=0, i_CEB=0,
i_I=cdr_clk_out.p, i_IB=cdr_clk_out.n, i_I=cdr_clk_out.p, i_IB=cdr_clk_out.n,
o_O=cdr_clk, o_O=cdr_clk,
p_CLKCM_CFG=1, p_CLKCM_CFG="TRUE",
p_CLKRCV_TRST=1, p_CLKRCV_TRST="TRUE",
p_CLKSWING_CFG="2'b11"), p_CLKSWING_CFG=3),
Instance("BUFG", i_I=cdr_clk, o_O=cdr_clk_buf) Instance("BUFG", i_I=cdr_clk, o_O=cdr_clk_buf)
] ]