occheung/artiq
1
0
Fork 0
forked from M-Labs/artiq
Code Pull Requests Activity

transforms.interleaver: fix IR type/value mismatch.

Browse Source
This commit is contained in:
whitequark 2015-11-23 18:53:42 +08:00
parent 9fc7a42036
commit 03b4e4027c
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/compiler/transforms/interleaver.py
View File

@ -102,7 +102,7 @@ class Interleaver:
assert isinstance(source_terminator, ir.Delay)
if is_pure_delay(old_decomp):
new_decomp_expr = ir.Constant(target_time_delta, builtins.TInt64())
new_decomp_expr = ir.Constant(int(target_time_delta), builtins.TInt64())
new_decomp = ir.Builtin("delay_mu", [new_decomp_expr], builtins.TNone())
new_decomp.loc = old_decomp.loc
source_terminator.basic_block.insert(source_terminator, new_decomp)