This website requires JavaScript.
Explore
Help
Sign In
occheung
/
artiq
forked from
M-Labs/artiq
Watch
1
Star
0
Fork
You've already forked artiq
0
Code
Pull Requests
Activity
ef32e7aa7a
artiq
/
soc
/
artiqlib
/
rtio
/
__init__.py
3 lines
66 B
Python
Raw
Normal View
History
Unescape
Escape
soc/rtio: separate PHY, add OE and fine timestamp in FIFO
2014-07-25 13:50:20 +08:00
from
artiqlib
.
rtio
import
phy
soc/rtio: input support
2014-07-26 06:23:35 +08:00
from
artiqlib
.
rtio
.
core
import
RTIO