occheung
/
artiq-zynq
forked from M-Labs/artiq-zynq
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

DDMTD: replace 1st edge to median edge deglitcher

This commit is contained in:
morgan 2024-04-26 13:07:02 +08:00 committed by sb10q
parent 61315c29b9
commit 1d603c73b7
1 changed files with 43 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

60
src/gateware/ddmtd.py
View File

@ -51,26 +51,52 @@ class DDMTDSampler(Module):
] ]
class DDMTDDeglitcherFirstEdge(Module): class DDMTDDeglitcherMedianEdge(Module):
def __init__(self, input_signal, blind_period=400): def __init__(self, counter, input_signal, stable_0_period=100, stable_1_period=100):
self.tag = Signal(len(counter))
self.detect = Signal() self.detect = Signal()
rising = Signal()
input_signal_r = Signal() stable_0_counter = Signal(reset=stable_0_period - 1, max=stable_0_period)
stable_1_counter = Signal(reset=stable_1_period - 1, max=stable_1_period)
# # # # # #
self.sync.helper += [ # Based on CERN's median edge deglitcher FSM
input_signal_r.eq(input_signal), # https://white-rabbit.web.cern.ch/documents/Precise_time_and_frequency_transfer_in_a_White_Rabbit_network.pdf (p.72)
rising.eq(input_signal & ~input_signal_r) fsm = ClockDomainsRenamer("helper")(FSM(reset_state="WAIT_STABLE_0"))
] self.submodules += fsm
blind_counter = Signal(max=blind_period)
self.sync.helper += [
If(blind_counter != 0, blind_counter.eq(blind_counter - 1)),
If(input_signal_r, blind_counter.eq(blind_period - 1)),
self.detect.eq(rising & (blind_counter == 0))
]
fsm.act("WAIT_STABLE_0",
If(stable_0_counter != 0,
NextValue(stable_0_counter, stable_0_counter - 1)
).Else(
NextValue(stable_0_counter, stable_0_period - 1),
NextState("WAIT_EDGE")
),
If(input_signal,
NextValue(stable_0_counter, stable_0_period - 1)
),
)
fsm.act("WAIT_EDGE",
If(input_signal,
NextValue(self.tag, counter),
NextState("GOT_EDGE")
)
)
fsm.act("GOT_EDGE",
If(stable_1_counter != 0,
NextValue(stable_1_counter, stable_1_counter - 1)
).Else(
NextValue(stable_1_counter, stable_1_period - 1),
self.detect.eq(1),
NextState("WAIT_STABLE_0")
),
If(~input_signal,
NextValue(self.tag, self.tag + 1),
NextValue(stable_1_counter, stable_1_period - 1)
),
)
class DDMTD(Module): class DDMTD(Module):
def __init__(self, counter, input_signal): def __init__(self, counter, input_signal):
@ -81,13 +107,13 @@ class DDMTD(Module):
# # # # # #
deglitcher = DDMTDDeglitcherFirstEdge(input_signal) deglitcher = DDMTDDeglitcherMedianEdge(counter, input_signal)
self.submodules += deglitcher self.submodules += deglitcher
self.sync.helper += [ self.sync.helper += [
self.h_tag_update.eq(0), self.h_tag_update.eq(0),
If(deglitcher.detect, If(deglitcher.detect,
self.h_tag_update.eq(1), self.h_tag_update.eq(1),
self.h_tag.eq(counter) self.h_tag.eq(deglitcher.tag)
) )
] ]