forked from M-Labs/zynq-rs
devc: add is_done()
This commit is contained in:
parent
60e996a121
commit
ce844f1b02
|
@ -26,12 +26,18 @@ impl DevC {
|
||||||
})
|
})
|
||||||
}
|
}
|
||||||
|
|
||||||
|
pub fn is_done(&self) -> bool {
|
||||||
|
// Note: contrary to what the TRM says, this appears to be simply
|
||||||
|
// the state of the DONE signal.
|
||||||
|
self.regs.int_sts.read().ixr_pcfg_done()
|
||||||
|
}
|
||||||
|
|
||||||
pub fn program(&mut self) {
|
pub fn program(&mut self) {
|
||||||
slcr::RegisterBlock::unlocked(|slcr| {
|
slcr::RegisterBlock::unlocked(|slcr| {
|
||||||
slcr.init_preload_fpga();
|
slcr.init_preload_fpga();
|
||||||
});
|
});
|
||||||
|
|
||||||
while !self.regs.int_sts.read().ixr_pcfg_done() {}
|
while !self.is_done() {}
|
||||||
|
|
||||||
slcr::RegisterBlock::unlocked(|slcr| {
|
slcr::RegisterBlock::unlocked(|slcr| {
|
||||||
slcr.init_postload_fpga();
|
slcr.init_postload_fpga();
|
||||||
|
|
Loading…
Reference in New Issue