forked from M-Labs/zynq-rs
more cpu options
This commit is contained in:
parent
66c66447dd
commit
ae244082ed
|
@ -154,7 +154,7 @@ register_bit!(scu_control, enable, 0);
|
|||
|
||||
impl ScuControl {
|
||||
pub fn start(&mut self) {
|
||||
self.modify(|_, w| w.enable(true));
|
||||
self.modify(|_, w| w.enable(true).scu_speculative_linefill_enable(true));
|
||||
}
|
||||
}
|
||||
|
||||
|
|
|
@ -158,7 +158,7 @@ impl L1Table {
|
|||
global: true,
|
||||
shareable: true,
|
||||
access: AccessPermissions::FullAccess,
|
||||
tex: 0b101,
|
||||
tex: 0b0,
|
||||
domain: 0b1111,
|
||||
exec: true,
|
||||
cacheable: true,
|
||||
|
@ -213,7 +213,7 @@ impl L1Table {
|
|||
access: AccessPermissions::FullAccess,
|
||||
tex: 0,
|
||||
domain: 0,
|
||||
exec: true,
|
||||
exec: false,
|
||||
cacheable: false,
|
||||
bufferable: true,
|
||||
});
|
||||
|
|
Loading…
Reference in New Issue