mwojcik/humpback-dds
1
0
Fork 0
forked from M-Labs/humpback-dds
Code Issues Pull Requests Projects Releases Wiki Activity

humpback: fixed nucleo v2 mapping

Browse Source
This commit is contained in:
occheung 2020-08-07 17:40:06 +08:00
parent 3026099264
commit f92384d649
1 changed files with 34 additions and 19 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

53
nmigen/humpback.py
View File

@ -128,25 +128,28 @@ class HumpbackPlatform(LatticeICE40Platform):
}), }),
# STM32 Nucleo/ Arduino Connector # STM32 Nucleo/ Arduino Connector
# TODO: SPI signal matching # TODO: Suspect SPI mismatch
Connector("stm32", "pins", { Connector("stm32", "pins", {
"PA0": "A2", "PA0": "A2",
"PA1": "P14", # "PA1": "P14", # PA1 -> PB2, but PB2 has a mapping on FPGA already
"PA2": "B8", # "PA2": "B8", # PA2 -> PF6
"PA3": "L13", "PA3": "L13",
"PA5": "C8", "PA5": "C8",
"PA6": "T2", "PA6": "T2",
"PA7": "N12", # "PA7": "N12", # PA7 -> PE9, but PE9 has a mapping on FPGA already
"PA8": "M9", # "PA8": "M9", # PA8 -> PF2
"PA9": "P10", # "PA9": "P10", # PA9 -> PF1
"PA10": "R10", # "PA10": "R10", # PA10 -> PF0
"PA15": "B14", "PA15": "B14",
"PB0": "A1", "PB0": "A1",
"PB1": "G12", # "PB1": "G12", # PB1 -> PF4
"PB1": "M14", # PC1 -> PB1
"PB2": "B6", "PB2": "B6",
"PB5": "N5", "PB5": "N5",
"PB6": "A7", # "PB6": "A7", # PB6 -> PG6
"PB6": "T13", # PG9 -> PB6
"PB7": "M11", # PG10 -> PB7
"PB8": "M12", "PB8": "M12",
"PB9": "T16", "PB9": "T16",
"PB10": "C3", "PB10": "C3",
@ -156,11 +159,12 @@ class HumpbackPlatform(LatticeICE40Platform):
"PB15": "A11", "PB15": "A11",
"PC0": "L14", "PC0": "L14",
"PC1": "M14", # "PC1": "M14", # PC1 -> PB1
"PC2": "A9", # "PC2": "A9", # PC2 -> PF5
"PC2": "N16", # PC4 -> PC2
"PC3": "M16", "PC3": "M16",
"PC4": "N16", # "PC4": "N16", # PC4 -> PC2
"PC5": "P16", # "PC5": "P16", # PC5 -> PF10
"PC6": "B10", "PC6": "B10",
"PC7": "B15", "PC7": "B15",
"PC8": "H16", "PC8": "H16",
@ -194,22 +198,33 @@ class HumpbackPlatform(LatticeICE40Platform):
"PE10": "A5", "PE10": "A5",
"PE11": "G11", "PE11": "G11",
"PE12": "B4", "PE12": "B4",
"PE13": "F11", # "PE13": "F11", # PE13 -> PG12
"PE14": "C4", # "PE14": "C4", # PE14 -> PE6, but PE6 has a mapping on FPGA already
"PE14": "B9", # PF14 -> PE14
"PE15": "B3", "PE15": "B3",
"PF0": "R10", # PA10 -> PF0
"PF1": "P10", # PA9 -> PF1
"PF2": "M9", # PA8 -> PF2
"PF4": "G12", # PB1 -> PF4
"PF5": "A9", # PC2 -> PF5
"PF6": "B8", # PA2 -> PF6
"PF7": "L9", "PF7": "L9",
"PF8": "L10", "PF8": "L10",
"PF9": "P9", "PF9": "P9",
"PF14": "B9", "PF10": "P16", # PC5 -> PF10
"PF15": "B16", # "PF14": "B9", # PF14 -> PE14
# "PF15": "B16", # PF15 -> PG14
"PG0": "M7", "PG0": "M7",
"PG1": "P8", "PG1": "P8",
"PG2": "K14", "PG2": "K14",
"PG3": "K15", "PG3": "K15",
"PG9": "T13", "PG6": "A7", # PB6 -> PG6
"PG10": "M11", # "PG9": "T13", # PG9 -> PB6
# "PG10": "M11", # PG10 -> PB7
"PG12": "F11", # PE13 -> PG12
"PG14": "B16", # PF15 -> PG14
}), }),
# Beaglebone Black Connector # Beaglebone Black Connector