forked from M-Labs/zynq-rs
1
0
Fork 0

slcr: remove soft reset

Does not work and probably difficult to get to work.
This commit is contained in:
Sebastien Bourdeauducq 2020-07-06 13:06:10 +08:00
parent 6fa3a6bbd9
commit 0c60d684e4
3 changed files with 0 additions and 11 deletions

View File

@ -265,14 +265,6 @@ impl RegisterBlock {
r r
} }
/// Perform a soft reset
pub fn soft_reset(&mut self) {
self.pss_rst_ctrl.write(
PssRstCtrl::zeroed()
.soft_rst(true)
);
}
pub fn init_preload_fpga(&mut self) { pub fn init_preload_fpga(&mut self) {
// Assert FPGA top level output resets // Assert FPGA top level output resets
self.fpga_rst_ctrl.write( self.fpga_rst_ctrl.write(

View File

@ -8,7 +8,6 @@ pub unsafe extern "C" fn PrefetchAbort() {
println!("PrefetchAbort"); println!("PrefetchAbort");
slcr::RegisterBlock::unlocked(|slcr| slcr.soft_reset());
loop {} loop {}
} }
@ -20,6 +19,5 @@ pub unsafe extern "C" fn DataAbort() {
println!("DataAbort on core {}", MPIDR.read() & CORE_MASK); println!("DataAbort on core {}", MPIDR.read() & CORE_MASK);
println!("DFSR: {:03X}", DFSR.read()); println!("DFSR: {:03X}", DFSR.read());
slcr::RegisterBlock::unlocked(|slcr| slcr.soft_reset());
loop {} loop {}
} }

View File

@ -14,6 +14,5 @@ fn panic(info: &core::panic::PanicInfo) -> ! {
println!(""); println!("");
} }
slcr::RegisterBlock::unlocked(|slcr| slcr.soft_reset());
loop {} loop {}
} }