morgan/artiq-zynq
1
0
Fork 0
forked from M-Labs/artiq-zynq
Code Pull Requests Activity

frameline: use misoc

Browse Source
This commit is contained in:
morgan 2025-02-06 16:07:53 +08:00
parent 553942232d
commit c824665141
1 changed files with 1 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/gateware/cxp_frame_pipeline.py
View File

@ -2,6 +2,7 @@ from migen import *
from misoc.interconnect.csr import * from misoc.interconnect.csr import *
from misoc.interconnect.stream import Endpoint, SyncFIFO from misoc.interconnect.stream import Endpoint, SyncFIFO
from misoc.cores.liteeth_mini.mac.crc import LiteEthMACCRCEngine from misoc.cores.liteeth_mini.mac.crc import LiteEthMACCRCEngine
from misoc.cores.coaxpress.common import switch_endianness
from misoc.cores.coaxpress.common import ( from misoc.cores.coaxpress.common import (
char_width, char_width,
@ -22,11 +23,6 @@ pixel4x_layout = [
("valid", 4), ("valid", 4),
] ]
def switch_endianness(s):
assert len(s) % 8 == 0
char = [s[i*8:(i+1)*8] for i in range(len(s)//8)]
return Cat(char[::-1])
class End_Of_Line_Inserter(Module): class End_Of_Line_Inserter(Module):
""" """
Insert eop to indicate end of line Insert eop to indicate end of line