morgan/artiq-zynq
1
0
Fork 0
forked from M-Labs/artiq-zynq
Code Pull Requests Activity

zc706: use single lane cxp grabber

Browse Source
This commit is contained in:
morgan 2025-02-06 17:06:25 +08:00
parent 1fc3181fca
commit a7be568b38
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/gateware/zc706.py
View File

@ -688,7 +688,7 @@ class CXP_FMC():
clk_freq = 125e6 clk_freq = 125e6
links = 4 links = 1
master_ch = 0 master_ch = 0
cxp_downconn_pads = [platform.request("CXP_HS", i) for i in range(links)] cxp_downconn_pads = [platform.request("CXP_HS", i) for i in range(links)]
cxp_upconn_pads = [platform.request("CXP_LS", i) for i in range(links)] cxp_upconn_pads = [platform.request("CXP_LS", i) for i in range(links)]
@ -732,7 +732,7 @@ class CXP_FMC():
self.add_memory_group("cxp_mem", cxp_mem_group) self.add_memory_group("cxp_mem", cxp_mem_group)
self.add_csr_group("cxp", cxp_csr_group) self.add_csr_group("cxp", cxp_csr_group)
self.submodules.cxp_frame_pipeline = cxp_frame_pipeline = cxp.CXP_Frame_Pipeline(cxp_core_pipelines, pmod_pads, master=master_ch) self.submodules.cxp_frame_pipeline = cxp_frame_pipeline = cxp.CXP_Grabber(cxp_core_pipelines[0])
self.csr_devices.append("cxp_frame_pipeline") self.csr_devices.append("cxp_frame_pipeline")
print("CoaXPress at RTIO channel 0x{:06x}".format(len(rtio_channels))) print("CoaXPress at RTIO channel 0x{:06x}".format(len(rtio_channels)))