morgan/artiq-zynq
1
0
Fork 0
forked from M-Labs/artiq-zynq
Code Pull Requests Activity

cxp GW: fix compile err

Browse Source
This commit is contained in:
morgan 2025-01-16 11:14:24 +08:00
parent 423b3dbc8d
commit 8ec0ca5500
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/gateware/cxp.py
View File

@ -14,11 +14,11 @@ from operator import add
from types import SimpleNamespace from types import SimpleNamespace
class CXP_PHYS(Module, AutoCSR): class CXP_PHYS(Module, AutoCSR):
def __init__(self, refclk, upconn_pads, downconn_pads, sys_clk_freq, debug_sma, pmod_pads): def __init__(self, refclk, upconn_pads, downconn_pads, sys_clk_freq):
assert len(upconn_pads) == len(downconn_pads) assert len(upconn_pads) == len(downconn_pads)
self.submodules.tx = CXP_TXPHYs(upconn_pads, sys_clk_freq, debug_sma, pmod_pads) self.submodules.tx = CXP_TXPHYs(upconn_pads, sys_clk_freq)
self.submodules.rx = CXP_RXPHYs(refclk, downconn_pads, sys_clk_freq, debug_sma, pmod_pads) self.submodules.rx = CXP_RXPHYs(refclk, downconn_pads, sys_clk_freq)
self.phys = [] self.phys = []
for tx, rx in zip(self.tx.phys, self.rx.phys): for tx, rx in zip(self.tx.phys, self.rx.phys):