morgan
/
artiq-zynq
forked from M-Labs/artiq-zynq
1
0
Fork 0
Code Pull Requests Activity

cxp GW: add rx debug packet loopback

This commit is contained in:
morgan 2024-09-12 16:53:35 +08:00
parent d8b06e7200
commit 5f57cededf
1 changed files with 11 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
src/gateware/cxp.py
View File

@ -23,6 +23,17 @@ class DownConn_Interface(Module, AutoCSR):
self.submodules.phy = phy = CXP_DownConn_PHY(refclk, downconn_pads, sys_clk_freq, debug_sma, pmod_pads)
self.gtxs = phy.gtxs
# TODO add mux here and fifos
# decoder -> priorities mux(normal packet vs trigger ack) -> data packet mux (control ack, data stream, heartbeat, testmode, (optional Genlcam event))
self.submodules.debug_src = debug_src = TX_Command_Packet()
self.submodules.conv = conv = stream.StrideConverter(upconn_layout, downconn_layout, reverse=True)
self.submodules.debug_out = debug_out = RX_Debug_Buffer()
rx_pipeline = [debug_src, conv, debug_out]
for s, d in zip(rx_pipeline, rx_pipeline[1:]):
self.comb += s.source.connect(d.sink)
class UpConn_Interface(Module, AutoCSR):