forked from M-Labs/artiq-zynq
pipeline GW: cleanup docs
This commit is contained in:
parent
581d9ffebb
commit
5af2d8c23b
|
@ -249,11 +249,8 @@ class TX_Command_Packet(Module, AutoCSR):
|
|||
|
||||
# # #
|
||||
|
||||
# TODO: use RAM instead of FIFO ?
|
||||
# Section 12.1.2 (CXP-001-2021)
|
||||
# Max control packet size is 128 bytes
|
||||
|
||||
# NOTE: The firmware will lock up if there is not enough space for the packet
|
||||
self.submodules.fifo = fifo = stream.SyncFIFO(layout, 128)
|
||||
self.submodules.pak_wrp = pak_wrp = Packet_Wrapper(layout)
|
||||
self.source = pak_wrp.source
|
||||
|
|
Loading…
Reference in New Issue