linuswck
/
kirdy
forked from sinara-hw/kirdy
1
0
Fork 0
Code Pull Requests Activity
117 Commits 2 Branches 0 Tags 29 MiB
Commit Graph

32 Commits

Author SHA1 Message Date
linuswck a8ac943190 Cleanup and Update Modification Date 2023-11-28 11:44:52 +08:00
linuswck 1b7940871b sch, pcb: Add 12V & Mounting holes to MCU EXT HDR 2023-11-28 10:42:20 +08:00
linuswck f24f037348 sch, pcb: Change kirdy LD adpter connectors 
- Add two extra mounting holes for kirdy LD adapter
- Update kirdy LD adapter 3D model
- Update the PCB layout accordingly
 2023-11-27 17:37:52 +08:00
linuswck 95494ee031 sch, pcb: Add LPF and Buffer for TEC VREF 2023-11-27 17:37:52 +08:00
linuswck e7a7eee202 sch, pcb: Remove X7R, X5R at input LT304x 
- Reduce the number of Tantalum Capacitor Used
- Replace some non critical ones with Electrolytic Caps
 2023-11-27 17:37:52 +08:00
linuswck 2cbab29c4e sch, pcb: Add LEDs and TPs to Critical Power Rails 2023-11-27 17:37:52 +08:00
linuswck b901f84d0a sch, pcb: Add PWR, POE_PWR netclasses 2023-11-21 11:46:46 +08:00
linuswck de3e034c7a Add Front Panel, Kirdy LD Adapter 3D models 
- Update sch, pcb, sym lib, footrprint lib
- Position of Kirdy LD Adapter is relocated so that it is symmetric
 2023-11-15 17:11:51 +08:00
linuswck 0b99a8f119 sch, pcb: Correct MFR/PN and optimize BOM 2023-11-10 15:18:22 +08:00
linuswck cd679cf0da sch: Update Title Block Info 
- rev0.3 -> rev0_3
- Correct the title of each schematics
- Update the modified time
 2023-11-10 15:18:21 +08:00
linuswck 2a6ad78f51 pcb: Finish Layout for rev0_3 
- Assign MFR_PN for all Components
- schematics changes:
  - drivestage: Add Switch to optionally enable Modulation Signal Termination
  -             Add alternate Precision Power Resistor
  -             Modify the RC network values at TIA LPF Output
  - MCU: Add Redundant 2.54mm pitch Programming Header
  - thermostat: Duplicate the power filter network for alternate Temperature ADC
 2023-11-02 15:24:26 +08:00
linuswck 0c3c8a3fd1 sch: Update power related flags and nets symbols 
- Update the symbol from the kicad 7 built-in library
- Remove ERC warnings
 2023-10-31 10:29:43 +08:00
linuswck fc02f24131 sch: correct POE_VC* pins name case 
- PoE_VC* -> POE_VC*
 2023-10-31 10:23:07 +08:00
linuswck caf69e4a0f symbol: correct RJ45 VC output pin type 
- from power input to power output
 2023-10-31 10:21:18 +08:00
linuswck 89dab2b553 sch: Change PoE RJ45 Jack and change PM1202 Symbol 
- Use the same PoE RJ45 as sinara-hw thermostat
- Add PM1202 Power input pins (VB+, VB-)
- Remove PoE softstart circuit as PM1202 has inrush current limiting
- Add Pi Filter at the output of PM1202
 2023-10-27 15:33:39 +08:00
linuswck 929ff58706 sch: Set DNP for DNP components 2023-10-25 17:36:20 +08:00
linuswck f1bda76636 sch: correct ethernet phy sigs connections to ESD 
- Pull up eth signals with 100R instead of pull down
 2023-10-25 17:36:20 +08:00
linuswck fcdabaee9c Mirgrate to kicad7 2023-10-12 12:26:04 +08:00
Alex Wong Tat Hang facb6df2cf placement v2 2022-09-04 23:06:16 +08:00
Alex Wong Tat Hang 78c8d1f1c6 fix eth 2022-09-03 19:00:29 +08:00
Alex Wong Tat Hang 97a0bc6a32 import sch to pcb 2022-08-25 16:03:20 +08:00
Alex Wong Tat Hang 85c83eedf2 change damper 2022-08-20 18:28:01 +08:00
TopQuark12 65667ce44f v 0.2 schematics 2022-08-18 15:47:33 +08:00
Alex Wong Tat Hang 5227b8738b add V01 production files, bug fixes 2022-08-05 05:04:05 +08:00
Alex Wong Tat Hang ea71003c8b more routing 2022-07-06 22:24:28 +08:00
Alex Wong Tat Hang 79de11fd16 routing, bom update 2022-07-06 20:30:22 +08:00
TopQuark12 34240531a6 Complete BOM, FP assignment 2022-07-04 16:41:18 +08:00
Alex Wong Tat Hang 723f7c95f6 first draft complete 2022-07-04 09:33:43 +08:00
Alex Wong Tat Hang e00406075f complete mcu 2022-07-04 01:04:13 +08:00
Alex Wong Tat Hang fc0da9274b add MCU basic connections 2022-07-03 21:37:28 +08:00
Alex Wong Tat Hang 0007697662 add USB 2022-07-03 20:27:09 +08:00
Alex Wong Tat Hang 1985bd7b06 add ethernet 2022-07-02 23:44:50 +08:00