Update src/adc.rs
Co-authored-by: Robert Jördens <rj@quartiq.de>
This commit is contained in:
parent
6b170c25ed
commit
db3a42a7b9
|
@ -1,6 +1,6 @@
|
||||||
///! Stabilizer ADC management interface
|
///! Stabilizer ADC management interface
|
||||||
///!
|
///!
|
||||||
///! The Stabilizer ADCs utilize three DMA channels: one to trigger sampling, one to collect
|
///! The Stabilizer ADCs utilize three DMA channels each: one to trigger sampling, one to collect
|
||||||
///! samples, and one to clear the EOT flag betwen samples. The SPI interfaces are configured
|
///! samples, and one to clear the EOT flag betwen samples. The SPI interfaces are configured
|
||||||
///! for receiver-only operation. A timer channel is
|
///! for receiver-only operation. A timer channel is
|
||||||
///! configured to generate a DMA write into the SPI CR1 register, which initiates a SPI transfer and
|
///! configured to generate a DMA write into the SPI CR1 register, which initiates a SPI transfer and
|
||||||
|
|
Loading…
Reference in New Issue