2021-01-05 00:12:24 +08:00
|
|
|
use super::hal::time::MegaHertz;
|
|
|
|
|
2020-11-25 00:09:36 +08:00
|
|
|
/// The ADC setup time is the number of seconds after the CSn line goes low before the serial clock
|
|
|
|
/// may begin. This is used for performing the internal ADC conversion.
|
|
|
|
pub const ADC_SETUP_TIME: f32 = 220e-9;
|
|
|
|
|
|
|
|
/// The maximum DAC/ADC serial clock line frequency. This is a hardware limit.
|
2021-01-05 00:12:24 +08:00
|
|
|
pub const ADC_DAC_SCK_MAX: MegaHertz = MegaHertz(50);
|
2020-12-08 21:25:46 +08:00
|
|
|
|
|
|
|
/// The optimal counting frequency of the hardware timers used for timestamping and sampling.
|
2021-01-05 00:12:24 +08:00
|
|
|
pub const TIMER_FREQUENCY: MegaHertz = MegaHertz(100);
|