jmatyas
/
zynq-rs
forked from M-Labs/zynq-rs
1
0
Fork 0
Code Pull Requests Activity

libboard_zynq: doc ddr size limitation, correct target_redpitaya to 512MB

This commit is contained in:
Astro 2020-11-11 13:25:55 +01:00
parent 0fde82a982
commit 07fedddad9
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
libboard_zynq/src/ddr/mod.rs
View File

@ -392,12 +392,14 @@ impl DdrRam {
/// actually there's 1 MB more but starting at 0x0000_0000 /// actually there's 1 MB more but starting at 0x0000_0000
/// overlaps with OCM. /// overlaps with OCM.
pub fn size(&self) -> usize { pub fn size(&self) -> usize {
// DDR range ends at 0x3FFF_FFFF in the default SCU address
// filtering address map
#[cfg(feature = "target_zc706")] #[cfg(feature = "target_zc706")]
let megabytes = 1023; let megabytes = 1023;
#[cfg(feature = "target_cora_z7_10")] #[cfg(feature = "target_cora_z7_10")]
let megabytes = 512; let megabytes = 512;
#[cfg(feature = "target_redpitaya")] #[cfg(feature = "target_redpitaya")]
let megabytes = 511; let megabytes = 512;
megabytes * 1024 * 1024 megabytes * 1024 * 1024
} }