Bare-metal Rust on the Xilinx Zynq ZC706 devkit
Go to file
Astro aae85981e2 libboard_zynq::clocks: setup clock sources and cpu clock 2020-01-23 23:15:10 +01:00
.cargo update rust + smoltcp 2019-11-11 00:28:46 +01:00
experiments libboard_zynq::clocks: setup clock sources and cpu clock 2020-01-23 23:15:10 +01:00
libboard_zc706 libboard_zynq::stdio: add drop_uart() 2020-01-23 23:14:50 +01:00
libboard_zynq libboard_zynq::clocks: setup clock sources and cpu clock 2020-01-23 23:15:10 +01:00
libcortex_a9 split into lib{register, cortex_a9, board_zynq, board_zc706} crates 2019-12-17 23:35:58 +01:00
libregister split into lib{register, cortex_a9, board_zynq, board_zc706} crates 2019-12-17 23:35:58 +01:00
openocd document bitstream loading in readme and remove from zc706.cfg 2020-01-16 02:14:16 +08:00
.gitignore remove zc706.elf from gitignore 2020-01-16 02:13:11 +08:00
Cargo.lock libboard_zc706: move main.rs into experiments bin crate 2019-12-18 00:06:10 +01:00
Cargo.toml libboard_zc706: move main.rs into experiments bin crate 2019-12-18 00:06:10 +01:00
README.md document bitstream loading in readme and remove from zc706.cfg 2020-01-16 02:14:16 +08:00
armv7-none-eabihf.json define custom target, use with cargo-xbuild 2019-08-06 22:03:04 +02:00
build.rs PoC: boot, uart output in qemu 2019-05-05 14:56:23 +02:00
build.sh improved the development process 2020-01-15 05:22:35 +08:00
channel-rust-nightly.toml update rust + smoltcp 2019-11-11 00:28:46 +01:00
default.nix split into lib{register, cortex_a9, board_zynq, board_zc706} crates 2019-12-17 23:35:58 +01:00
link.x link.x: fix __stack_start 2019-09-29 01:38:47 +02:00
qemu.gdb PoC: boot, uart output in qemu 2019-05-05 14:56:23 +02:00
runner.sh PoC: boot, uart output in qemu 2019-05-05 14:56:23 +02:00
shell.nix default.nix: build zc706 2019-09-26 17:54:37 +02:00
tmux.sh remove picocom from tmux.sh allowing easy exit of processes instead 2020-01-16 02:14:42 +08:00

README.md

Build

nix-shell --command "cargo xbuild --release"

Debug

Using the Xilinx toolchain

Tested with the ZC706 board.

Run the Xilinx Microprocessor Debugger:

/opt/Xilinx/14.7/ISE_DS/EDK/bin/lin64/xmd

Connect to target (given it is connected and you have permissions):

connect arm hw

Leave xmd running.

Start the Xilinx version of the GNU debugger with your latest build:

/opt/Xilinx/14.7/ISE_DS/EDK/gnu/arm/lin/bin/arm-xilinx-linux-gnueabi-gdb zc706

Connect the debugger to xmd over TCP on localhost:

target remote :1234

Proceed using gdb with load, c

Using OpenOCD

Running on the ZC706

nix-shell --command "cargo xbuild --release"
cd openocd
openocd -f zc706.cfg

Running on the Cora Z7-10

nix-shell --command "cargo xbuild --release --no-default-features --features=target_cora_z7_10"
cd openocd
openocd -f cora-z7-10.cfg

Loading a bitstream into volatile memory

  openocd -f zc706.cfg -c "pld load 0 blinker_migen.bit; exit"

Development Process

Clone this repo onto your development/build machine and the raspberry pi that controls the Xilinx 7000 board

On the dev machine, the below script builds zc706 and secure copies it to the target pi (in your pi $HOME directory)

cd ~/zc706
./build.sh $your_user/ssh_id

On the pi, we need an information rich environment that includes a relatively reliable gdb experience (that includes ctrl-p and ctrl-n command history that persists across cgdb executions), run:

ssh pi4
cd zc706
./tmux.sh

Time to run your code with:

zynq-connect
zynq-restart
c

or, for a more succinct experience, (identical to above)

dc
dr
c

After every build on your dev machine, simply run:

dr
c

Sometimes you might need to type load after dr.