fsagbuya
/
zynq-rs
forked from M-Labs/zynq-rs
1
0
Fork 0
Code Pull Requests Activity

mmu: add early memory barrier to L1Table.update()

This commit is contained in:
Astro 2020-06-18 00:46:34 +02:00
parent 7c4d390ce4
commit f50018092c
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
libcortex_a9/src/mmu.rs
View File

@ -368,6 +368,7 @@ impl L1Table {
let result = f(&mut section); let result = f(&mut section);
entry.set_section(section); entry.set_section(section);
asm::dmb();
cache::tlbiall(); cache::tlbiall();
asm::dsb(); asm::dsb();
asm::isb(); asm::isb();