fsagbuya
/
zynq-rs
forked from M-Labs/zynq-rs
1
0
Fork 0
Code Pull Requests Activity

reduce ethernet verbosity

This commit is contained in:
Sebastien Bourdeauducq 2020-08-04 22:15:01 +08:00
parent 25c6d5eeaa
commit a36a82d86d
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
libboard_zynq/src/eth/mod.rs
View File

@ -2,7 +2,7 @@ use core::{
marker::PhantomData,
ops::{Deref, DerefMut},
};
use log::{error, info, warn};
use log::{debug, info, warn, error};
use libregister::*;
use super::slcr;
use super::clocks::Clocks;
@ -132,7 +132,7 @@ fn calculate_tx_divisors(tx_clock: u32) -> (u8, u8) {
}
}
let result = best.unwrap();
info!("Eth TX clock for {}: {} / {} / {} = {}",
debug!("Eth TX clock for {}: {} / {} / {} = {}",
tx_clock, io_pll,
result.0, result.1,
io_pll / result.0 as u32 / result.1 as u32