This website requires JavaScript.
Explore
Help
Sign In
esavkin
/
zynq-rs
Watch
1
Star
0
Fork
0
You've already forked zynq-rs
forked from
M-Labs/zynq-rs
Code
Issues
Pull Requests
Projects
Releases
Wiki
Activity
208
Commits
4
Branches
0
Tags
1.2
MiB
1036ecc0f7
Commit Graph
4 Commits
Author
SHA1
Message
Date
Astro
3496755406
update rust + smoltcp
2019-11-11 00:28:46 +01:00
Astro
cae02947bc
zynq::eth: remove all memory barriers
...
They were not the solution.
2019-11-10 23:52:55 +01:00
Astro
5c62716a99
zynq::eth: switch rx and tx descriptor words to vcell
...
vcell can be initialized cleanly.
2019-10-31 03:15:13 +01:00
Astro
c046bbf8a2
move slcr, clocks, uart, eth into src/zynq/
2019-10-21 22:19:03 +02:00