dpn
/
artiq-zynq
forked from M-Labs/artiq-zynq
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

dyld: add EXIDX entry type 

The type is just for aesthetic. The interpretation of an index table entry is not our concern.
This commit is contained in:
occheung 2022-06-01 18:33:16 +08:00
parent d652f01379
commit 97a63ca8d0
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/libdyld/src/elf.rs
View File

@ -2726,6 +2726,9 @@ impl Clone for Elf64_Lib {
fn clone(&self) -> Self { *self } fn clone(&self) -> Self { *self }
} }
pub type Elf32_Conflict = Elf32_Addr; pub type Elf32_Conflict = Elf32_Addr;
#[repr(C)]
#[derive(Clone, Copy)]
pub struct EXIDX_Entry(u32, u32);
pub fn ELF32_R_SYM(info: Elf32_Word) -> Elf32_Word { info >> 8 } pub fn ELF32_R_SYM(info: Elf32_Word) -> Elf32_Word { info >> 8 }
pub fn ELF32_R_TYPE(info: Elf32_Word) -> u8 { info as u8 } pub fn ELF32_R_TYPE(info: Elf32_Word) -> u8 { info as u8 }