cw
/
zynq-rs
forked from M-Labs/zynq-rs
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
zynq-rs/libboard_zynq/src/dmac/mod.rs

4 lines
48 B
Rust
Raw Normal View History

libboard_zynq::dmac: enable mod, add channel_regs()
2020-02-04 06:04:26 +08:00
//! PrimeCell DMA Controller (PL330)
added registers for DMA controller
2020-01-20 19:27:33 +08:00
mod regs;