This website requires JavaScript.
Explore
Help
Sign In
cw
/
artiq-zynq
forked from
M-Labs/artiq-zynq
Watch
1
Star
0
Fork
You've already forked artiq-zynq
0
Code
Issues
Pull Requests
Releases
Wiki
Activity
673ad3fd8e
artiq-zynq
/
src
/
gateware
History
Sebastien Bourdeauducq
59cf2764ce
dma: report AXI bus error
2020-07-21 12:47:20 +08:00
..
analyzer.py
analyzer: report AXI bus errors
2020-07-20 19:51:22 +08:00
dma.py
dma: report AXI bus error
2020-07-21 12:47:20 +08:00
endianness.py
dma: fix endianness issues
2020-07-16 17:27:08 +08:00
test_dma.py
dma: fix endianness issues
2020-07-16 17:27:08 +08:00
zc706.py
zc706: add RTIO log channels
2020-07-19 14:05:35 +08:00