|
|
c3273a6ff8
|
[nfc]zynq_us/slcr: rename pll regs
|
2022-11-16 09:08:21 -05:00 |
|
|
|
20784803f0
|
zync_us: add lib.rs
|
2022-11-16 08:57:45 -05:00 |
|
|
|
79a0d72976
|
zync_us/slcr: add MIO SLCRs
|
2022-11-16 08:54:05 -05:00 |
|
|
|
2b3045b46c
|
zync_us: start defining SLCR blocks
|
2022-11-15 16:20:09 -05:00 |
|
|
|
2c179841be
|
zynq_us/uart: same register fields as zynq, just a different location
BDIV_MIN/MAX and CD_MAX are also the same
|
2022-11-15 16:14:42 -05:00 |
|
|
|
508fac66e8
|
add crate for ultrascale+ drivers
|
2022-11-15 16:05:29 -05:00 |
|
