36947104e3
libboard_zynq: make constructor names more consistent
2020-08-13 13:31:53 +08:00
ef4fb598fb
ddr: improve dci divisors calculation
2020-07-28 00:43:33 +02:00
e4e7141bf3
ddr: delint
2020-07-06 19:46:18 +02:00
90904634cd
DDR: fixed register write.
...
Previously it writes `0x20066`, while the ps7_init set it to be
`0x200066`, notice the 1 more 0.
This should perform the same writes to the registers, so we do not have
to apply the ps7_init in artiq_zynq.
2020-07-06 11:46:37 +08:00
f0697c3ec3
ddr: implement additional configuration
2020-07-03 02:20:10 +02:00
b2c707d543
ddr: remove superfluous _reg from register names
2020-07-03 02:20:10 +02:00
3841accd9c
libboard_zynq: fix ddr memtest range
2020-05-09 02:53:58 +02:00
3e02980c20
libboard_zynq: fix access to "full" 1022 MB on target_zc706
2020-05-09 02:35:39 +02:00
e047c2900b
ddr: log clock info with debug level
2020-05-01 12:27:43 +08:00
877f2c34bd
libboard_zynq: use log logging
2020-05-01 01:46:42 +02:00
8a98cef3fc
libboard_zynq: fix some hw setup
2020-04-03 00:17:25 +02:00
ed52ead914
cora ddr attempts
2020-03-28 21:50:06 +01:00
aae85981e2
libboard_zynq::clocks: setup clock sources and cpu clock
2020-01-23 23:15:10 +01:00
cf1983e543
split into lib{register, cortex_a9, board_zynq, board_zc706} crates
2019-12-17 23:35:58 +01:00
