architeuthis/datasheets
1
0
Fork 0
forked from sinara-hw/datasheets
Code Pull Requests Activity
221 Commits 13 Branches 0 Tags 12 MiB
kasli-soc
Commit Graph

36 Commits

Author SHA1 Message Date
architeuthis
c3a87290ce 5432: spellcheck, style 2024-11-17 20:42:11 +01:00
architeuthidae
b7a9d08233 Standardize labels to preamble 2024-10-24 22:59:12 +02:00
architeuthidae
c32b128d6f Unify preamble.tex, footnote.tex 2024-10-23 15:51:50 +02:00
occheung
8864ecaf87 5432: fix card name 
Updates #34
 2022-02-04 13:49:10 +08:00
occheung
0bdf5d36bc fp pictures: png -> jpg 
re-converted from source with optimization
 2022-01-26 09:57:30 +08:00
occheung
25e441b4ec fp: re-edit & change format to pdf 
Updates #37.
 2022-01-25 14:57:54 +08:00
occheung
18c7ab7166 5432: manually add BoM 2022-01-21 13:49:01 +08:00
occheung
5c962c64d4 5432: ditch import statement in python 
Obviously, the import statements cannot be put right before the methods in the same indentation.
It was there because there wasn't a better way to put these code.
Now, it is replaced with an worded instruction that imports are needed.
 2022-01-21 09:34:49 +08:00
occheung
48eb5a5ae3 5432: relocate examples source 
Updates #24.
 2022-01-20 17:17:13 +08:00
occheung
611a0009af bump version 2022-01-19 15:34:54 +08:00
occheung
7841162bd6 5432: remove symbols 
revert b9ce64ed.
The remaining symbols are very standard (e.g. V, Z), so the symbol column is removed instead.
 2022-01-19 12:27:39 +08:00
occheung
b9ce64edfb 5432: add symbols 2022-01-19 10:20:57 +08:00
occheung
022563a056 5432: uncite IC for output voltage spec 
There are other elements on the output signal chain, like the unity op-amp folowing the DAC.
 2022-01-18 16:03:42 +08:00
occheung
b08b9dc069 5432: stress 32-CH DAC on diagram 2022-01-18 16:03:07 +08:00
occheung
00fd2df2e8 features: x-channel DDS/DAC 2022-01-18 16:02:01 +08:00
occheung
14776cf74d 5432: revert url footnote 
Auto-recognizing footnote as url is really a browser feature.
Chromium will not be able to parse the underscore in Zotino DAC IC datasheet URL.
 2022-01-18 15:07:26 +08:00
occheung
0b6c4e2b77 add the reset of the citation 
follow up of 56082b94
Update #25, #29
 2022-01-18 12:10:16 +08:00
occheung
edde5dada4 5432: fix IDC connectors labelling 
Closes #32
 2022-01-17 11:40:01 +08:00
occheung
591f0776f2 5432: mention breakout cards 
Updates #31.
 2022-01-17 11:37:14 +08:00
occheung
cb911797c8 5432: make thermistor arrow uni-directional 2022-01-14 17:48:24 +08:00
occheung
732270ef56 5432: simplify arrow to thermistor 2022-01-14 17:47:19 +08:00
occheung
ac92fb3c96 5432: highlight thermal connection 2022-01-14 17:41:57 +08:00
occheung
963be861c9 5432: make TEC side more detailed 
Update #23.
 2022-01-14 17:28:25 +08:00
occheung
7ecc88de89 5432: add description to step response plots 
Closes #28.
 2022-01-14 15:53:25 +08:00
occheung
db090c8807 5432: add setup for FEXT plot 
Updates #28.
 2022-01-14 15:29:35 +08:00
occheung
b0851a479e 5432: add TEC 
Closes #23.
 2022-01-14 14:33:56 +08:00
Sebastien Bourdeauducq
cd7d118f7c update disclaimers 2022-01-14 11:55:48 +08:00
occheung
282b7bf244 move drawings in front of ARTIQ examples 
And some additional reformatting.
 2022-01-07 17:25:34 +08:00
occheung
39b10ecbd2 slightly enlarge FP drawings 2022-01-07 10:37:16 +08:00
occheung
1727c73e9a 5432: add front panel 2022-01-07 10:33:14 +08:00
occheung
db1db9335c 5432: specify the waveform is low frequency 2022-01-04 13:21:24 +08:00
occheung
a84ba87184 5432: add additional plots 
https://github.com/sinara-hw/Zotino/issues/21
Step response & FEXT.
 2021-12-30 14:33:54 +08:00
occheung
a231d13d7a 5432: update applications 2021-12-30 14:33:04 +08:00
occheung
3c633dfa27 5432: clarify op-amp label 
In case the x32 notation (somehow) looks like 32 op-amps in series.
 2021-12-09 12:42:17 +08:00
occheung
ce04f3f749 5432: fix order info 2021-12-09 12:35:39 +08:00
occheung
6beaac676d 5432: init 2021-12-09 12:33:42 +08:00