architeuthis
/
datasheets
forked from sinara-hw/datasheets
1
0
Fork 0
Code Pull Requests Activity

4410: fix table/text sequence

This commit is contained in:
occheung 2021-12-02 10:13:14 +08:00
parent 0b28c4fbb2
commit 5837353cab
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
4410.tex
View File

@ -357,6 +357,8 @@ Urukul comes with either AD9910 or AD9912 chips.
\end{threeparttable}
\end{table}
\newpage
All performance data are produced using 1 GHz PLL unless otherwise noted.
\begin{table}[h]
@ -443,8 +445,8 @@ def run(self):
\end{minted}
\newpage
\subsection{DDS RAM Modulation}
Only available to AD9910 variants. Set field \texttt{dds} as an Urukul channel, \texttt{cpld} as the corresponding Urukul CPLD.
\subsection{DDS RAM Modulation (AD9910 Only)}
Set field \texttt{dds} as an Urukul channel, \texttt{cpld} as the corresponding Urukul CPLD.
\begin{minted}{python}
from artiq.coredevice.ad9910 import RAM_MODE_CONT_RAMPUP