architeuthis
/
datasheets
forked from sinara-hw/datasheets
1
0
Fork 0
Code Pull Requests Activity
120 Commits 8 Branches 0 Tags 11 MiB
Commit Graph

120 Commits

Author SHA1 Message Date
occheung 18c7ab7166 5432: manually add BoM 2022-01-21 13:49:01 +08:00
occheung a912e36662 4410-4412: remove old drawings 2022-01-21 13:32:21 +08:00
occheung 686f5b83cc 4410-4412: add BoM manually 2022-01-21 13:31:36 +08:00
occheung df9078b897 2118-2128: add BoM manually 
Updates #30.
 2022-01-21 13:01:23 +08:00
occheung 5c962c64d4 5432: ditch import statement in python 
Obviously, the import statements cannot be put right before the methods in the same indentation.
It was there because there wasn't a better way to put these code.
Now, it is replaced with an worded instruction that imports are needed.
 2022-01-21 09:34:49 +08:00
occheung 48eb5a5ae3 5432: relocate examples source 
Updates #24.
 2022-01-20 17:17:13 +08:00
occheung 708330a57a suservo.py: remove unnecessary import 2022-01-20 17:00:54 +08:00
occheung ac8d398f5e suservo: refrain from generating channel list 
For consistency with other DDS examples that uses multiple channels.
e.g. TTL relay external trigger, DDS synchronization
 2022-01-20 16:48:58 +08:00
occheung 8404fed3da 4410-4412: get example code from file 
Updates #24. Added example files for DDS and SUServo respectively.
 2022-01-20 16:43:45 +08:00
occheung 9f6056f615 ttl: remove extra rtio break in example 2022-01-20 14:58:40 +08:00
occheung 9488a03aa4 ttl: factor out examples 
Also, the ttl timestamp_mu method has a parameter.
 2022-01-20 14:51:51 +08:00
occheung 611a0009af bump version 2022-01-19 15:34:54 +08:00
occheung 73714d0028 4410-4412: remove symbol column except for test characteristics 2022-01-19 12:39:24 +08:00
occheung ce563bdcf1 4410-4412: remove fractions & literal word symbols 
Some of them are added in 05eba6fa.
Very certain the fraction symbols are rarely used in any other datasheets to express decibels, if any at all.
 2022-01-19 12:29:42 +08:00
occheung 7841162bd6 5432: remove symbols 
revert b9ce64ed.
The remaining symbols are very standard (e.g. V, Z), so the symbol column is removed instead.
 2022-01-19 12:27:39 +08:00
occheung b9ce64edfb 5432: add symbols 2022-01-19 10:20:57 +08:00
occheung 972ed69593 4410-4412: fix case 2022-01-19 10:19:58 +08:00
occheung 2613df692b 4410-4412: fix dds signal spec citation 
* cite wiki instead of datasheets for frequency range, as the rest of the signal chain has low response for low frequency
* cite wiki instead of ad9912 datasheet for frequency resolution, see the ad9912 design bug on wiki
 2022-01-18 17:05:31 +08:00
occheung 022563a056 5432: uncite IC for output voltage spec 
There are other elements on the output signal chain, like the unity op-amp folowing the DAC.
 2022-01-18 16:03:42 +08:00
occheung b08b9dc069 5432: stress 32-CH DAC on diagram 2022-01-18 16:03:07 +08:00
occheung 00fd2df2e8 features: x-channel DDS/DAC 2022-01-18 16:02:01 +08:00
occheung 14776cf74d 5432: revert url footnote 
Auto-recognizing footnote as url is really a browser feature.
Chromium will not be able to parse the underscore in Zotino DAC IC datasheet URL.
 2022-01-18 15:07:26 +08:00
occheung 0b6c4e2b77 add the reset of the citation 
follow up of 56082b94
Update #25, #29
 2022-01-18 12:10:16 +08:00
occheung 947b3672b9 4410-4412: attenuation -> digital attenuation 
Just to not be confused with other source of attenuation/amplifications
 2022-01-18 09:57:42 +08:00
occheung b0cf38c036 4410-4412: fix output frequency symbol 2022-01-18 09:54:05 +08:00
occheung aa36ebe907 2245: fix typo 2022-01-17 16:02:52 +08:00
occheung 56082b94c3 2118-2128: add footnote for data source 
Updates #29.
 2022-01-17 14:44:13 +08:00
occheung edde5dada4 5432: fix IDC connectors labelling 
Closes #32
 2022-01-17 11:40:01 +08:00
occheung 591f0776f2 5432: mention breakout cards 
Updates #31.
 2022-01-17 11:37:14 +08:00
occheung cb911797c8 5432: make thermistor arrow uni-directional 2022-01-14 17:48:24 +08:00
occheung 732270ef56 5432: simplify arrow to thermistor 2022-01-14 17:47:19 +08:00
occheung ac92fb3c96 5432: highlight thermal connection 2022-01-14 17:41:57 +08:00
occheung 963be861c9 5432: make TEC side more detailed 
Update #23.
 2022-01-14 17:28:25 +08:00
occheung fa98eb2779 2238: remove transceiver counter 
To avoid readers' confusion.
 2022-01-14 16:15:18 +08:00
occheung 11927f6dcd 2245: remove propagation delay comment 2022-01-14 16:13:59 +08:00
occheung 7ecc88de89 5432: add description to step response plots 
Closes #28.
 2022-01-14 15:53:25 +08:00
occheung db090c8807 5432: add setup for FEXT plot 
Updates #28.
 2022-01-14 15:29:35 +08:00
occheung 4ef628b708 dio: rename transceivers on the IO side 
Naming all transceivers on the IO side as "IO Bus Transceiver(s)".
Just to differentiate it from LVDS transceivers.
Closes #21.
 2022-01-14 14:41:14 +08:00
occheung b0851a479e 5432: add TEC 
Closes #23.
 2022-01-14 14:33:56 +08:00
occheung 3654502d1b dio: add spec sources 
Also remove propagation delay specs from LVDS-TTL.
PCB traces would make a significant impact.
 2022-01-14 14:09:32 +08:00
occheung 7230cdbec1 2118-2128: clarify connector type 
Just to clarify, no self converting mechanical magic here.
Closes #27.
 2022-01-14 13:05:21 +08:00
Sebastien Bourdeauducq cd7d118f7c update disclaimers 2022-01-14 11:55:48 +08:00
occheung b0551b94a0 ttl: reduce image size for switches 
Make the same edits on the original photos, then compress with jpegoptim.
Should look better as well.
 2022-01-11 17:18:30 +08:00
occheung 6b24b54f60 ttl: add switch desc section 
Closes #20.
Closes #22.
 2022-01-11 16:56:38 +08:00
occheung 439edc4302 4410-4412: fix caption punctuation again 2022-01-11 14:54:26 +08:00
occheung e4ceb32134 4410: confirm that dds amplitude at net positive input 2022-01-10 16:15:10 +08:00
occheung ca6caa8e1d 4410: leave space at the top of suservo graph 2022-01-10 16:06:56 +08:00
occheung d9ac9d3d18 4410-4412: add DIP switch doc 
plus minor reformatting
 2022-01-10 15:20:21 +08:00
occheung 876291025b 4410: fix front panel caption 
Inconsistent punctuation
 2022-01-10 15:18:33 +08:00
occheung 282b7bf244 move drawings in front of ARTIQ examples 
And some additional reformatting.
 2022-01-07 17:25:34 +08:00