forked from sinara-hw/datasheets
2128 -> 2118/2128
This commit is contained in:
parent
534ef5c6ed
commit
a32c43c0b8
|
@ -14,7 +14,7 @@
|
|||
\usepackage[english]{isodate}
|
||||
|
||||
\usepackage{graphicx}
|
||||
\usepackage{subfigure}
|
||||
\usepackage{subfig}
|
||||
|
||||
\usepackage{tikz}
|
||||
\usepackage{pgfplots}
|
||||
|
@ -22,7 +22,7 @@
|
|||
\usetikzlibrary{calc}
|
||||
\usetikzlibrary{fit,backgrounds}
|
||||
|
||||
\title{2128 SMA-TTL}
|
||||
\title{2118 BNC-TTL / 2128 SMA-TTL}
|
||||
\author{M-Labs Limited}
|
||||
\date{July 2021}
|
||||
\revision{Revision 1}
|
||||
|
@ -38,7 +38,7 @@
|
|||
\item{Input and output capable.}
|
||||
\item{Galvanically isolated.}
|
||||
\item{3ns minimum pulse width.}
|
||||
\item{SMA connectors.}
|
||||
\item{BNC/SMA connectors.}
|
||||
\end{itemize}
|
||||
|
||||
\section{Applications}
|
||||
|
@ -50,10 +50,10 @@
|
|||
\end{itemize}
|
||||
|
||||
\section{General Description}
|
||||
The 2128 SMA-TTL card is a 4hp EEM module part of the ARTIQ Sinara family.
|
||||
It adds general-purpose digital I/O capabilities to carrier cards such as 1124 Kasli and 1125 Kasli-SoC.
|
||||
The 2118 BNC-TTL card is a 8hp EEM module, while the 2128 SMA-TTL card is a 4hp EEM module.
|
||||
Both TTL cards add general-purpose digital I/O capabilities to carrier cards such as 1124 Kasli and 1125 Kasli-SoC.
|
||||
|
||||
It provides two banks of four digital channels each, with SMA connectors.
|
||||
Each card provides two banks of four digital channels each, with BNC/SMA connectors.
|
||||
Each bank has individual ground isolation.
|
||||
The direction (input or output) of each bank can be selected using DIP switches.
|
||||
Each channel supports 50\textOmega~terminations individually controllable using DIP switches.
|
||||
|
@ -74,15 +74,15 @@ The card support a minimum pulse width of 3ns.
|
|||
|
||||
\begin{scope}[yshift=1.3cm]
|
||||
|
||||
\draw[color=white, text=black] (-0.1,0) node[twoportshape,t={SMA 0}, circuitikz/bipoles/twoport/width=1.2, scale=0.4] (sma0) {};
|
||||
\draw[color=white, text=black] (-0.1,-0.7) node[twoportshape,t={SMA 1}, circuitikz/bipoles/twoport/width=1.2, scale=0.4 ] (sma1) {};
|
||||
\draw[color=white, text=black] (-0.1,-1.4) node[twoportshape,t={SMA 2}, circuitikz/bipoles/twoport/width=1.2, scale=0.4 ] (sma2) {};
|
||||
\draw[color=white, text=black] (-0.1,-2.1) node[twoportshape,t={SMA 3}, circuitikz/bipoles/twoport/width=1.2, scale=0.4 ] (sma3) {};
|
||||
\draw[color=white, text=black] (-0.1,0) node[twoportshape,t={IO 0}, circuitikz/bipoles/twoport/width=1.2, scale=0.4] (io0) {};
|
||||
\draw[color=white, text=black] (-0.1,-0.7) node[twoportshape,t={IO 1}, circuitikz/bipoles/twoport/width=1.2, scale=0.4 ] (io1) {};
|
||||
\draw[color=white, text=black] (-0.1,-1.4) node[twoportshape,t={IO 2}, circuitikz/bipoles/twoport/width=1.2, scale=0.4 ] (io2) {};
|
||||
\draw[color=white, text=black] (-0.1,-2.1) node[twoportshape,t={IO 3}, circuitikz/bipoles/twoport/width=1.2, scale=0.4 ] (io3) {};
|
||||
|
||||
\node [label={[xshift=-0.18cm, yshift=-0.305cm]\tiny{SMA 0}}] {};
|
||||
\node [label={[xshift=-0.18cm, yshift=-0.97cm]\tiny{SMA 1}}] {};
|
||||
\node [label={[xshift=-0.18cm, yshift=-1.64cm]\tiny{SMA 2}}] {};
|
||||
\node [label={[xshift=-0.18cm, yshift=-2.302cm]\tiny{SMA 3}}] {};
|
||||
\node [label={[xshift=-0.18cm, yshift=-0.305cm]\tiny{IO 0}}] {};
|
||||
\node [label={[xshift=-0.18cm, yshift=-0.97cm]\tiny{IO 1}}] {};
|
||||
\node [label={[xshift=-0.18cm, yshift=-1.64cm]\tiny{IO 2}}] {};
|
||||
\node [label={[xshift=-0.18cm, yshift=-2.302cm]\tiny{IO 3}}] {};
|
||||
|
||||
% draw female SMA_0,1,2,3
|
||||
\begin{scope}[scale=0.07 , rotate=-90, xshift=0cm, yshift=2cm]
|
||||
|
@ -196,15 +196,15 @@ The card support a minimum pulse width of 3ns.
|
|||
|
||||
% channel 5,6,7,8
|
||||
\begin{scope}[yshift=-3.6cm]
|
||||
\draw[color=white, text=black] (-0.1,0) node[twoportshape,t={SMA 4}, circuitikz/bipoles/twoport/width=1.2, scale=0.4 ] (sma4) {};
|
||||
\draw[color=white, text=black] (-0.1,-0.7) node[twoportshape,t={SMA 5}, circuitikz/bipoles/twoport/width=1.2, scale=0.4 ] (sma5) {};
|
||||
\draw[color=white, text=black] (-0.1,-1.4) node[twoportshape,t={SMA 6}, circuitikz/bipoles/twoport/width=1.2, scale=0.4 ] (sma6) {};
|
||||
\draw[color=white, text=black] (-0.1,-2.1) node[twoportshape,t={SMA 7}, circuitikz/bipoles/twoport/width=1.2, scale=0.4 ] (sma7) {};
|
||||
\draw[color=white, text=black] (-0.1,0) node[twoportshape,t={IO 4}, circuitikz/bipoles/twoport/width=1.2, scale=0.4 ] (io4) {};
|
||||
\draw[color=white, text=black] (-0.1,-0.7) node[twoportshape,t={IO 5}, circuitikz/bipoles/twoport/width=1.2, scale=0.4 ] (io5) {};
|
||||
\draw[color=white, text=black] (-0.1,-1.4) node[twoportshape,t={IO 6}, circuitikz/bipoles/twoport/width=1.2, scale=0.4 ] (io6) {};
|
||||
\draw[color=white, text=black] (-0.1,-2.1) node[twoportshape,t={IO 7}, circuitikz/bipoles/twoport/width=1.2, scale=0.4 ] (io7) {};
|
||||
|
||||
\node [label={[xshift=-0.18cm, yshift=-0.305cm]\tiny{SMA 4}}] {};
|
||||
\node [label={[xshift=-0.18cm, yshift=-0.97cm]\tiny{SMA 5}}] {};
|
||||
\node [label={[xshift=-0.18cm, yshift=-1.64cm]\tiny{SMA 6}}] {};
|
||||
\node [label={[xshift=-0.18cm, yshift=-2.302cm]\tiny{SMA 7}}] {};
|
||||
\node [label={[xshift=-0.18cm, yshift=-0.305cm]\tiny{IO 4}}] {};
|
||||
\node [label={[xshift=-0.18cm, yshift=-0.97cm]\tiny{IO 5}}] {};
|
||||
\node [label={[xshift=-0.18cm, yshift=-1.64cm]\tiny{IO 6}}] {};
|
||||
\node [label={[xshift=-0.18cm, yshift=-2.302cm]\tiny{IO 7}}] {};
|
||||
|
||||
% draw female SMA 4,5,6,7
|
||||
\begin{scope}[scale=0.07 , rotate=-90, xshift=0cm, yshift=2cm]
|
||||
|
@ -250,14 +250,14 @@ The card support a minimum pulse width of 3ns.
|
|||
\end{scope}
|
||||
|
||||
% Drawing Connections
|
||||
\draw [latexslim-latexslim] (sma0.east) -- ++(1,0);
|
||||
\draw [latexslim-latexslim] (sma1.east) -- ++(1,0);
|
||||
\draw [latexslim-latexslim] (sma2.east) -- ++(1,0);
|
||||
\draw [latexslim-latexslim] (sma3.east) -- ++(1,0);
|
||||
\draw [latexslim-latexslim] (sma4.east) -- ++(1,0);
|
||||
\draw [latexslim-latexslim] (sma5.east) -- ++(1,0);
|
||||
\draw [latexslim-latexslim] (sma6.east) -- ++(1,0);
|
||||
\draw [latexslim-latexslim] (sma7.east) -- ++(1,0);
|
||||
\draw [latexslim-latexslim] (io0.east) -- ++(1,0);
|
||||
\draw [latexslim-latexslim] (io1.east) -- ++(1,0);
|
||||
\draw [latexslim-latexslim] (io2.east) -- ++(1,0);
|
||||
\draw [latexslim-latexslim] (io3.east) -- ++(1,0);
|
||||
\draw [latexslim-latexslim] (io4.east) -- ++(1,0);
|
||||
\draw [latexslim-latexslim] (io5.east) -- ++(1,0);
|
||||
\draw [latexslim-latexslim] (io6.east) -- ++(1,0);
|
||||
\draw [latexslim-latexslim] (io7.east) -- ++(1,0);
|
||||
|
||||
\draw [latexslim-latexslim] (iso1.west) -- ++(-0.72,0) ;
|
||||
\draw [latexslim-latexslim] (iso2.west) -- ++(-0.72,0) ;
|
||||
|
@ -305,12 +305,12 @@ The card support a minimum pulse width of 3ns.
|
|||
\draw (0.85,-3.25) -- ++(0,-1.05) ;
|
||||
\draw (0.95,-3.25) -- ++(0,-0.35) ;
|
||||
|
||||
\node[draw, dotted, thick, rounded corners, inner xsep=0.7em, inner ysep=0.4em, fit=(sma0) (i2ciso1.south west)] (box1) {};
|
||||
\node[draw, dotted, thick, rounded corners, inner xsep=0.7em, inner ysep=0.4em, fit=(io0) (i2ciso1.south west)] (box1) {};
|
||||
\node[fill=white, rotate=-90] at (box1.west) {GND BANK 1};
|
||||
\node[fill=white,above] at (box1.north) {\tiny{Either all 4 channels are inputs or all 4 channels are outputs }};
|
||||
|
||||
|
||||
\node[draw, dotted, thick, rounded corners, inner xsep=0.7em, inner ysep=0.4em, fit=(sma4)(termswitch2) (iso8.south west)] (box2) {};
|
||||
\node[draw, dotted, thick, rounded corners, inner xsep=0.7em, inner ysep=0.4em, fit=(io4)(termswitch2) (iso8.south west)] (box2) {};
|
||||
\node[fill=white, rotate=-90] at (box2.west) {GND BANK 2};
|
||||
\node[fill=white,below] at (box2.south) {\tiny{Either all 4 channels are inputs or all 4 channels are outputs }};
|
||||
|
||||
|
@ -320,10 +320,13 @@ The card support a minimum pulse width of 3ns.
|
|||
\caption{Simplified Block Diagram}
|
||||
\end{figure}
|
||||
|
||||
\begin{figure}[h]
|
||||
\begin{figure}[hbt!]
|
||||
\centering
|
||||
\includegraphics[width=1.18in]{photo2128.jpg}
|
||||
\caption{SMA-TTL Card photo}
|
||||
\subfloat[\centering BNC-TTL]{{\includegraphics[width=1.24in]{photo2118.jpg} }}%
|
||||
\qquad
|
||||
\subfloat[\centering SMA-TTL]{{\includegraphics[width=1.18in]{photo2128.jpg} }}%
|
||||
\caption{BNC-TTL/SMA-TTL Card photos}%
|
||||
\label{fig:example}%
|
||||
\end{figure}
|
||||
|
||||
% For wide tables, a single column layout is better. It can be switched
|
||||
|
@ -378,7 +381,7 @@ All specifications are in $0\degree C \leq T_A \leq 70\degree C$ unless otherwis
|
|||
\end{table}
|
||||
|
||||
\section{Example ARTIQ code}
|
||||
The sections below demonstrate simple usage scenarios of the 2128 SMA-TTL card with the ARTIQ control system.
|
||||
The sections below demonstrate simple usage scenarios of the 2118 BNC-TTL/2128 SMA-TTL card with the ARTIQ control system.
|
||||
They do not exhaustively demonstrate all the features of the ARTIQ system.
|
||||
The full documentation for the ARTIQ software and gateware is available at \url{https://m-labs.hk}.
|
||||
|
||||
|
@ -460,7 +463,7 @@ def run(self):
|
|||
\end{minted}
|
||||
|
||||
\section{Ordering Information}
|
||||
To order, please visit \url{https://m-labs.hk} and select the 2128 SMA-TTL in the ARTIQ Sinara crate configuration tool. The card may also be ordered separately by writing to \url{mailto:sales@m-labs.hk}.
|
||||
To order, please visit \url{https://m-labs.hk} and select the 2118 BNC-TTL/2128 SMA-TTL in the ARTIQ Sinara crate configuration tool. The card may also be ordered separately by writing to \url{mailto:sales@m-labs.hk}.
|
||||
|
||||
\section*{}
|
||||
\vspace*{\fill}
|
Loading…
Reference in New Issue