forked from sinara-hw/datasheets
dio: rename transceivers on the IO side
Naming all transceivers on the IO side as "IO Bus Transceiver(s)". Just to differentiate it from LVDS transceivers. Closes #21.
This commit is contained in:
parent
b0851a479e
commit
4ef628b708
|
@ -117,7 +117,7 @@ The card support a minimum pulse width of 3ns.
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
\draw (1.6,-1.05) node[twoportshape,t={Octal Bus Transceiver}, circuitikz/bipoles/twoport/width=2.5, scale=0.7, rotate=-90 ] (bus1) {};
|
\draw (1.6,-1.05) node[twoportshape,t={IO Bus Transceiver}, circuitikz/bipoles/twoport/width=2.5, scale=0.7, rotate=-90 ] (bus1) {};
|
||||||
|
|
||||||
\draw (3.05,-0) node[twoportshape,t={Isolator}, circuitikz/bipoles/twoport/width=1.3, scale=0.4] (iso1) {};
|
\draw (3.05,-0) node[twoportshape,t={Isolator}, circuitikz/bipoles/twoport/width=1.3, scale=0.4] (iso1) {};
|
||||||
\draw (3.05,-0.7) node[twoportshape,t={Isolator}, circuitikz/bipoles/twoport/width=1.3, scale=0.4] (iso2) {};
|
\draw (3.05,-0.7) node[twoportshape,t={Isolator}, circuitikz/bipoles/twoport/width=1.3, scale=0.4] (iso2) {};
|
||||||
|
@ -238,7 +238,7 @@ The card support a minimum pulse width of 3ns.
|
||||||
\end{scope}
|
\end{scope}
|
||||||
|
|
||||||
|
|
||||||
\draw (1.6,-1.05) node[twoportshape,t={Octal Bus Transceiver}, circuitikz/bipoles/twoport/width=2.5, scale=0.7, rotate=-90 ] (bus2) {};
|
\draw (1.6,-1.05) node[twoportshape,t={IO Bus Transceiver}, circuitikz/bipoles/twoport/width=2.5, scale=0.7, rotate=-90 ] (bus2) {};
|
||||||
|
|
||||||
\draw (3.05,-0) node[twoportshape,t={Isolator}, circuitikz/bipoles/twoport/width=1.3, scale=0.4] (iso5) {};
|
\draw (3.05,-0) node[twoportshape,t={Isolator}, circuitikz/bipoles/twoport/width=1.3, scale=0.4] (iso5) {};
|
||||||
\draw (3.05,-0.7) node[twoportshape,t={Isolator}, circuitikz/bipoles/twoport/width=1.3, scale=0.4] (iso6) {};
|
\draw (3.05,-0.7) node[twoportshape,t={Isolator}, circuitikz/bipoles/twoport/width=1.3, scale=0.4] (iso6) {};
|
||||||
|
|
4
2238.tex
4
2238.tex
|
@ -238,8 +238,8 @@ This card can achieve higher speed and lower jitter than the isolated 2118/2128
|
||||||
\node[fill=white, scale=0.7, rotate=-90] at (bank3.west) {Bank 3};
|
\node[fill=white, scale=0.7, rotate=-90] at (bank3.west) {Bank 3};
|
||||||
|
|
||||||
% Draw bus transceivers
|
% Draw bus transceivers
|
||||||
\draw (3.25, -0.7) node[twoportshape,t=\MymyLabel{2x 16-bits Bus}{Transceivers}, circuitikz/bipoles/twoport/width=3.2, scale=0.7, rotate=-90 ] (bus0) {};
|
\draw (3.25, -0.7) node[twoportshape,t=\MymyLabel{2x IO Bus}{Transceivers}, circuitikz/bipoles/twoport/width=3.2, scale=0.7, rotate=-90 ] (bus0) {};
|
||||||
\draw (3.25, -5.6) node[twoportshape,t=\MymyLabel{2x 16-bits Bus}{Transceivers}, circuitikz/bipoles/twoport/width=3.2, scale=0.7, rotate=-90 ] (bus1) {};
|
\draw (3.25, -5.6) node[twoportshape,t=\MymyLabel{2x IO Bus}{Transceivers}, circuitikz/bipoles/twoport/width=3.2, scale=0.7, rotate=-90 ] (bus1) {};
|
||||||
|
|
||||||
% Draw termination switches
|
% Draw termination switches
|
||||||
% Bus transceiver 0
|
% Bus transceiver 0
|
||||||
|
|
Loading…
Reference in New Issue