abdul124/zynq-rs
1
0
Fork 0
forked from M-Labs/zynq-rs
Code Pull Requests Activity
Bare-metal Rust on Zynq-7000
654 Commits 1 Branch 0 Tags 1.4 MiB
Rust 90.5%
Nix 6.9%
Assembly 2.5%
7da03ee6e1
Go to file
abdul124 7da03ee6e1 Update Cargo.lock
2024-07-19 17:01:57 +08:00
.cargo Update .cargo/config 2024-07-19 10:54:28 +08:00
experiments abort: rename to exception_vectors 2024-03-07 12:26:28 +08:00
libasync libasync: provide get/set ack_delay (new in smoltcp 0.7.0) 2021-02-08 03:06:51 +01:00
libboard_zynq GIC: fix wrong core target config when enabling interrupt (#109) 2023-12-19 18:41:03 +08:00
libconfig use forked core_io 2024-07-19 16:53:45 +08:00
libcortex_a9 Update libcortex_a9/src/lib.rs 2024-07-19 10:27:59 +08:00
libregister libregister: allow rustdoc for register! macro 2020-11-19 20:26:18 +01:00
libsupport_zynq abort: rename to exception_vectors 2024-03-07 12:26:28 +08:00
llvm llvm: patch for artiq-zynq release-7 2024-06-06 14:06:56 +08:00
openocd openocd: moved common code from target files 2022-03-10 17:05:25 +08:00
szl use forked core_io 2024-07-19 16:53:45 +08:00
.gitignore nix flakes support (#85) 2022-01-27 16:26:33 +08:00
armv7-none-eabihf.json define custom target, use with cargo-xbuild 2019-08-06 22:03:04 +02:00
Cargo.lock Update Cargo.lock 2024-07-19 17:01:57 +08:00
Cargo.toml Kasli-SoC: Get MAC address from EEPROM (#90) 2022-03-07 18:01:44 +08:00
flake.lock use forked core_io 2024-07-19 16:53:45 +08:00
flake.nix use forked core_io 2024-07-19 16:53:45 +08:00
kasli_soc_por.py add Kasli-SoC POR control program 2021-05-29 17:43:21 +08:00
LICENSE LGPLv3 2021-04-06 16:46:38 +08:00
README.md update copyright year 2022-01-27 18:00:24 +08:00
remote_run.sh remote_run.sh: clean up getopts 2020-11-18 17:45:43 +08:00

README.md

Bare-metal Rust on Zynq-7000

Supported features:

  • Clocking setup
  • UART
  • SDRAM setup
  • Ethernet with smoltcp and async-await on TCP sockets
  • SD card
  • PL programming and startup
  • Pure Rust SZL first-stage bootloader, with SD boot and netboot
  • Control of second CPU core and message passing, with async-await support

Supported boards:

  • Kasli-SoC
  • ZC706
  • Red Pitaya
  • Cora Z7-10 (seems to also run on Cora Z7-07S, including dual-core support)

Build

Zynq-rs is packaged using the Nix Flakes system. Install Nix 2.4+ and enable flakes by adding experimental-features = nix-command flakes to nix.conf (e.g. ~/.config/nix/nix.conf).

You can build SZL or experiments crate for the platform of your choice by using nix build command, e.g.

nix build .#coraz7-experiments

Alternatively, you can still use cargo xbuild within nix develop shell.

nix develop
cargo xbuild --release -p experiments

Currently the ELF output is placed at target/armv7-none-eabihf/release/experiments, or result/experiments.elf for Nix Flakes build.

Debug

Running on the ZC706

nix develop
cargo xbuild --release -p experiments
cd openocd
openocd -f zc706.cfg

Running on the Cora Z7-10

nix develop
cargo xbuild --release -p experiments --no-default-features --features=target_coraz7
cd openocd
openocd -f cora-z7-10.cfg

Loading a bitstream into volatile memory

openocd -f zc706.cfg -c "pld load 0 blinker_migen.bit; exit"

License

Copyright (C) 2019-2022 M-Labs Limited. Released under the GNU LGPL v3. See the LICENSE file for details.