M-Labs/wrpll-simulation
4
0
Fork 0
Code Issues 1 Pull Requests Packages Projects Releases Wiki Activity

docs: update limitation section

Browse Source
This commit is contained in:
morgan 2023-12-13 12:43:54 +08:00
parent daabecc4b6
commit 97db1ea08b
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
README.md
View File

@ -48,4 +48,5 @@ source .venv/bin/activate
</details><br> </details><br>
## Limitation ## Limitation
As the simulation is not cycle nor delay accurate, there will be more glitches than the hardware implementation 1. The simulation is missing the switching delay of "receiving ADPLL -> DCXO output starting to change"
2. The white noise is used to simulate jitter which may result in higher phase noise