Fork of the riscv crate to support vexriscv

Go to file

mara c1a3fe2dd9 Rename RISCV to RISC-V		2019-03-28 18:31:57 +01:00
.github	A unified contributing experience.	2018-08-12 08:59:12 +02:00
bin	Regenerate blobs	2019-03-17 19:06:48 +03:00
ci	Enable gcc caching	2019-03-17 17:24:07 +03:00
src	Merge #23	2019-03-17 18:47:24 +00:00
.gitignore	Implement asm functions	2019-01-23 01:29:54 +03:00
.travis.yml	Add MSRV policy	2019-03-17 17:29:48 +03:00
CODE_OF_CONDUCT.md	Rename RISCV to RISC-V	2019-03-28 18:31:57 +01:00
Cargo.toml	Bump version	2019-03-01 17:48:59 +03:00
README.md	Rename RISCV to RISC-V	2019-03-28 18:31:57 +01:00
asm.S	Add fcsr register	2019-03-17 19:06:29 +03:00
asm.h	Implement asm functions	2019-01-23 01:29:54 +03:00
asm32.S	Implement asm functions	2019-01-23 01:29:54 +03:00
assemble.sh	Generate binaries for 64-bit targets	2019-03-01 17:00:36 +03:00
build.rs	Implement asm functions	2019-01-23 01:29:54 +03:00
check-blobs.sh	Implement asm functions	2019-01-23 01:29:54 +03:00

README.md

`riscv`

Low level access to RISC-V processors

This project is developed and maintained by the RISC-V team.

Documentation

License

Permission to use, copy, modify, and/or distribute this software for any purpose with or without fee is hereby granted, provided that the above copyright notice and this permission notice appear in all copies.

THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.

Code of Conduct

Contribution to this crate is organized under the terms of the Rust Code of Conduct, the maintainer of this crate, the RISC-V team, promises to intervene to uphold that code of conduct.