M-Labs
/
vexriscv-rust
3
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
Fork of the riscv crate to support vexriscv
19 Commits 1 Branch 2 Tags 266 KiB
Rust 66.9%
Shell 15.4%
Assembly 10.3%
PowerShell 7.4%
Go to file
David Craven 34b2ba33cd Add inline-asm feature. 2018-08-12 08:59:12 +02:00
.github A unified contributing experience. 2018-08-12 08:59:12 +02:00
ci A unified contributing experience. 2018-08-12 08:59:12 +02:00
src fix target_arch conditionals to match "riscv32" and "riscv64" 2018-08-06 08:41:45 +10:00
.gitignore Initial commit. 2017-09-19 16:23:35 +02:00
.travis.yml A unified contributing experience. 2018-08-12 08:59:12 +02:00
CODE_OF_CONDUCT.md A unified contributing experience. 2018-08-12 08:59:12 +02:00
Cargo.toml Add inline-asm feature. 2018-08-12 08:59:12 +02:00
README.md Add mepc register. 2018-03-30 12:14:27 +02:00

README.md

riscv

Low level access to RISCV processors

Implemented Peripherals

  • plic
  • clint

Implemented privileged ASM instructions

  • ecall
  • ebreak
  • uret
  • sret
  • mret
  • wfi
  • sfence.vma

Implemented CSR's

User mode

  • ustatus
  • uie
  • utvec
  • uscratch
  • uepc
  • ucause
  • utval
  • uip
  • fflags
  • frm
  • fcsr
  • cycle
  • time
  • instret
  • hpmcounter[3-31]
  • cycleh
  • timeh
  • instreth
  • hpmcounter[3-31]h

Supervisor mode

  • sstatus
  • sedeleg
  • sideleg
  • sie
  • stvec
  • scounteren
  • sscratch
  • sepc
  • scause
  • stval
  • sip
  • satp

Machine mode

  • mvendorid
  • marchid
  • mimpid
  • mhartid
  • mstatus
  • misa
  • medeleg
  • mideleg
  • mie
  • mtvec
  • mcounteren
  • mscratch
  • mepc
  • mcause
  • mtval
  • mip
  • pmpcfg[0-3]
  • pmpaddr[0-15]
  • mcycle
  • minstret
  • mhpmcounter[3-31]
  • mcycleh
  • minstreth
  • mhpmcounter[3-31]h
  • mhpmevent[3-31]
  • tselect
  • tdata[1-3]

License

Copyright 2017 David Craven

Permission to use, copy, modify, and/or distribute this software for any purpose with or without fee is hereby granted, provided that the above copyright notice and this permission notice appear in all copies.

THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.