M-Labs
/
vexriscv-rust
3
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
120 Commits 1 Branch 2 Tags 255 KiB
Commit Graph

5 Commits

Author SHA1 Message Date
Sean Cross 28ded4136a vexriscv: clone from riscv crate 
Base the vexriscv crate on the riscv crate, but add vexriscv-specific
instructions.

Signed-off-by: Sean Cross <sean@xobs.io>
 2019-12-28 18:12:31 +08:00
Sebastien Bourdeauducq b53e0a5cd2 add riscv32i target 2019-07-26 00:13:38 +08:00
Vadim Kaushan a659a0cc39
Declare all the CSR registers in asm.S 2019-06-25 23:33:40 +03:00
Vadim Kaushan 427c3b9035 Generate binaries for 64-bit targets 2019-03-01 17:00:36 +03:00
Vadim Kaushan a51143d366 Implement asm functions 2019-01-23 01:29:54 +03:00