M-Labs
/
vexriscv-rust
3
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
vexriscv-rust/README.md

38 lines
1.6 KiB
Markdown
Raw Permalink Normal View History

vexriscv: clone from riscv crate Base the vexriscv crate on the riscv crate, but add vexriscv-specific instructions. Signed-off-by: Sean Cross <sean@xobs.io>
2019-12-28 18:11:12 +08:00
[![crates.io](https://img.shields.io/crates/d/riscv.svg)](https://crates.io/crates/vexriscv)
[![crates.io](https://img.shields.io/crates/v/riscv.svg)](https://crates.io/crates/vexriscv)
[![Build Status](https://travis-ci.org/rust-embedded/riscv.svg?branch=master)](https://travis-ci.org/xobs/vexriscv)
Update README.
2018-08-12 14:17:21 +08:00
vexriscv: clone from riscv crate Base the vexriscv crate on the riscv crate, but add vexriscv-specific instructions. Signed-off-by: Sean Cross <sean@xobs.io>
2019-12-28 18:11:12 +08:00
# `veriscv`
Initial commit.
2017-09-19 22:04:12 +08:00
vexriscv: clone from riscv crate Base the vexriscv crate on the riscv crate, but add vexriscv-specific instructions. Signed-off-by: Sean Cross <sean@xobs.io>
2019-12-28 18:11:12 +08:00
> Low level access to parts of the VexRiscv RISC-V processor
Initial commit.
2017-09-19 22:04:12 +08:00
vexriscv: clone from riscv crate Base the vexriscv crate on the riscv crate, but add vexriscv-specific instructions. Signed-off-by: Sean Cross <sean@xobs.io>
2019-12-28 18:11:12 +08:00
This project is derived from [riscv](https://github.com/rust-embedded/riscv), developed and maintained by the [RISC-V team][team].
New api.
2018-03-28 02:17:44 +08:00
vexriscv: clone from riscv crate Base the vexriscv crate on the riscv crate, but add vexriscv-specific instructions. Signed-off-by: Sean Cross <sean@xobs.io>
2019-12-28 18:11:12 +08:00
## [Documentation](https://docs.rs/crate/vexriscv)
New api.
2018-03-28 02:17:44 +08:00
Update README.
2018-08-12 14:17:21 +08:00
## License
New api.
2018-03-28 02:17:44 +08:00
vexriscv: clone from riscv crate Base the vexriscv crate on the riscv crate, but add vexriscv-specific instructions. Signed-off-by: Sean Cross <sean@xobs.io>
2019-12-28 18:11:12 +08:00
Copyright 2020 Sean "xobs" Cross
Rename RISCV to RISC-V
2019-03-29 00:53:14 +08:00
Copyright 2019 [RISC-V team][team]
Initial commit.
2017-09-19 22:04:12 +08:00
Permission to use, copy, modify, and/or distribute this software for any purpose
with or without fee is hereby granted, provided that the above copyright notice
and this permission notice appear in all copies.
THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES WITH
REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND
FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT,
INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS
OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF
THIS SOFTWARE.
Update README.
2018-08-12 14:17:21 +08:00
## Code of Conduct
Contribution to this crate is organized under the terms of the [Rust Code of
Rename RISCV to RISC-V
2019-03-29 00:53:14 +08:00
Conduct][CoC], the maintainer of this crate, the [RISC-V team][team], promises
Update README.
2018-08-12 14:17:21 +08:00
to intervene to uphold that code of conduct.
[CoC]: CODE_OF_CONDUCT.md
[team]: https://github.com/rust-embedded/wg#the-riscv-team