vexriscv-rust/Cargo.toml

13 lines
372 B
TOML
Raw Normal View History

2017-09-19 22:04:12 +08:00
[package]
name = "riscv"
2017-11-18 21:05:00 +08:00
version = "0.1.2"
2017-09-19 22:04:12 +08:00
repository = "https://github.com/dvc94ch/riscv"
authors = ["David Craven <david@craven.ch>"]
categories = ["embedded", "hardware-support", "no-std"]
description = "Low level access to RISCV processors"
keywords = ["riscv", "register", "peripheral"]
license = "ISC"
[dependencies]
2017-11-18 21:04:19 +08:00
bare-metal = "0.1.1"
2017-09-19 22:04:12 +08:00
volatile-register = "0.2.0"